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Abstract: In this paper a new filter design for the Uncertainty and Disturbance Estimator
(UDE) is proposed to reject periodical disturbances when a limited bandwidth is required for
the control output. The motivation comes from several applications where the system actuator
may introduce a bandwidth limitation, as a result of internal delays, or when the actuator itself
is a limited bandwidth closed-loop system. When the traditional UDE approach is applied in
these systems, the stability requirements impose a limitation over the effective bandwidth of the
UDE filter and therefore disturbances cannot be fully rejected by the filter. In the case where the
expected disturbance is periodical with a known fundamental frequency, the proposed UDE filter
is designed as a chain of filters to match selected bands of the expected disturbance spectrum
and fully reject them while maintaining the desired stability margins. A design example of a
power inverter application is investigated and extensive simulation results are provided to verify
the proposed UDE filter design.
Keywords: Uncertainty and disturbance estimator, disturbance rejection, limited bandwidth
design, power systems, stability margins.
1. INTRODUCTION
The UDE control theory was first proposed in (Zhong
and Rees, 2004) to achieve disturbance rejection of a
system with uncertainties and external disturbances. This
theory has been evolved from the time delay control
problem, which has been investigated in (Youcef-Toumi
and Ito, 1987, 1990), to overcome the need of calculating
derivatives of system states and to cancel the need of a
delay in the controller. Successful applications of the UDE
approach include several practical examples, such as servo
control (Ren et al., 2017), wind turbine control, (Ren and
Zhong, 2013), inverter power flow control (Wang et al.,
2016) and DC-DC voltage regulation (Kuperman, 2013).
One of the crucial stages in the implementation of the
UDE controller is the design of the UDE filter (Kuperman
et al., 2010), since the filter design plays a key role in
the disturbance rejection performance. In the literature,
several types of low-pass filters (LPFs) have been proposed
for UDE controllers such as first-order filters (Kuperman
et al., 2010), high-order filters (Shendge and Patre, 2007),
the α-filter (Chandar and Talole, 2014), etc, to further
improve the disturbance rejection. These methods provide
very good results when either the disturbance is constant
or when the disturbance spectrum is clearly inside the
UDE filter bandwidth. However, in many applications,
the actuator bandwidth is limited due to the sampling
frequency or due to the actuator’s internal structure, which
imposes a bandwidth limitation for the UDE filter design
(Kuperman, 2015) and therefore the LPF design may
result in a degraded performance. In addition, in the case
where the plant model is not given in the canonic form, a
cascaded multi-loop structure has to be applied in order
to comply with the UDE constraint that is related to
the calculation of a pseudo-inverse matrix, as described in
(Zhong and Rees, 2004). In the case of a multiloop control
architecture when the expected disturbance is in the low
frequency range, the control loops can be decoupled in the
frequency domain by limiting the outer loop bandwidth
to a lower decade (Maffezzoni et al., 1990). However, in
applications that include voltage or current regulation of
an inverter stage (Gouraud et al., 1997; Rioual et al.,
1996), rotational machinery speed, torque or position
regulation (Tomizuka, 2008), the expected disturbance is
periodical and may contain a known harmonic spectrum.
Hence, if the disturbance harmonic content is not clearly
inside the UDE filter bandwidth, it will not be attenuated
completely. Nevertheless, when the UDE filter is designed
as LPF, the transfer function of the disturbance to the
output reaches a peak gain around the geometric average
of the reference model and the UDE filter bandwidths.
In this paper a new approach to the UDE filter design is
proposed. In this approach, the UDE filter is designed as
a Frequency Selective Filter (FSF) where each expected
disturbance harmonic is attenuated by the filter without
violating the bandwidth limitations. It is shown in the
paper that the suitable filter design is achieved by selecting
the desired disturbance rejection function. A design ex-
ample of an inverter output voltage regulation is presented
where the inverter is driven by a limited bandwidth current
regulator. Simulation results of the inverter connected to
nonlinear load are provided to validate the theory and
a comparison between the proposed FSF and the LPF
methods is presented.
The paper is organized as follows: Section 2 provides
an overview of the UDE approach. The proposed design
for the UDE filter is presented in Section 3, where it is
explained how the periodical disturbance is rejected. A
practical example of an inverter application is investigated
in Section 4 and extensive simulation results are provided
to verify the effectiveness of the proposed method. Finally,
in Section 5, some conclusions are drawn.
2. OVERVIEW OF THE UDE-BASED APPROACH
Consider a linear time-invariant single-input-single-output
system of the form
x˙(t) = (A+∆A(t))x(t) + (B +∆B(t))u(t) + d(t), (1)
where ∆A, ∆B represent the system uncertainties and d(t)
is an unmeasurable disturbance. The main task is to track
a reference signal independently from the system uncer-
tainties or the external disturbance. Hence, a reference
model is designed as
x˙m(t) = Amxm(t) +Bmr(t), (2)
where r(t) is the desired reference and Am, Bm are the
state-space matrices of the desired dynamics. Consider the
error vector
e(t) =


xm1 − x1
xm2 − x2
....
xmn − xn

 (3)
where n is the system order. Then the main challenge is
to find a control law which guarantees closed-loop stability
for the error dynamics
e˙(t) = Ame(t). (4)
Based on the UDE approach (Kuperman et al., 2010), such
a controller takes the form
u(t) = B+(Amx(t) +Bmr(t)−Ax(t)− ude(t)), (5)
where B+ = (BTB)−1BT is the pseudo inverse of B. The
term ude(t) is calculated from the system uncertainties
and disturbances as
ude(t) = ud(t) ⋆ g(t), (6)
where g(t) is the impulse response of the UDE filter, ′⋆′
is the convolution operator and ud(t) is the calculated
disturbances and uncertainties. The term ud(t) is obtained
from (1) as
ud(t)=∆A(t)x(t)+∆B(t)u(t)+d(t) =x˙(t)−Ax−Bu. (7)
It is worth noting that the UDE solution includes a pseudo-
inverse term and therefore the constraint
[I−BB+] · [Amx+Bmr(t)−Ax−∆A(t)x−d(t)] = 0 (8)
must be met (Zhong and Rees, 2004). According to the
analysis in (Zhong et al., 2011), the state dynamics of the
UDE-controlled system becomes
X(s) = Hm(s)R(s) +Hd(s)B ·B+Ud(s), (9)
where
Hm(s) = (sI −Am)−1Bm (10)
and
Hd(s) = (sI −Am)−1(1−G(s)). (11)
From (11) there is Hd(s) = Hk(s)Hf (s) with Hk(s) =
(sI −Am)−1 and Hf (s) = (1−G(s)). Combining (5), (7)
and (6), yields the UDE-based control law
u(t) =−B+
(
Ax(t) + L−1
{
sG(s)
1−G(s)
}
⋆ x(t)−
− L−1
{
1
1−G(s)
}
⋆ (Amx(t) +Bmr(t))
)
, (12)
where L−1{·} the inverse Laplace operator. Note here that
the reference model should be chosen in accordance to the
desired tracking bandwidth and transient performance.
3. PROPOSED UDE FILTER TO REJECT
PERIODICAL DISTURBANCE
Consider a plant system of the form of (1) operated by
an actuator with a maximum actuator input bandwidth
of ωmax. Given that the UDE approach, described in the
previous section, is applied to this system in order to follow
a reference model, the control signal u has to satisfy the
bandwidth requirement. Therefore
|U(jω)| < 1√
2
, ∈ ω > ωmax. (13)
From (12), the Laplace form of u(t) after rearranging the
terms becomes
U(s) =B+
(
1
1−G
)
Bm︸ ︷︷ ︸
HF F (s)
R(s)−
−
(
B+A− 1
1−G ·B
+Am +B
+ sG
1−G
)
︸ ︷︷ ︸
HF B(s)
X(s)(14)
where HF F (s) is the feedforward term and HF B(s) is the
feedback. Fig. 1 shows the equivalent control loop where
T (s) is the actuator transfer function, P (s) is the plant
model and D(s) is the disturbance and uncertainty in the
input. Looking at Fig. 1, the corresponding loop gain is
L(s) = HF B(s) · T (s) · P (s). (15)
To ensure closed-loop system stability, the loop-gain has
to meet the minimum stability margins.
Additionally, according to (11), the dynamics of the dis-
turbance are affected both by the choice of the reference
model and by the design of the UDE filter. In (Zhong et al.,
2011) it is proven that ud(t) is attenuated twice, since at
the low frequency range it is attenuated by Hf (s) and at
Figure 1. Equivalent loop diagram
the high frequency range by Hk(s), as shown at Fig. 2.
It is clear from (11) that when G(s) equals to unity the
disturbance is fully rejected. However, the main trade-off
in the filter design is between performance and control
signal bandwidth (Kuperman, 2015). By increasing the
UDE filter bandwidth, the bandwidth of the UDE control
signal u increases which eventually decreases the stability
margins of the system.
Hk
Hf
Hd
Figure 2. Sketch of low pass filter design
Hence, the main task is to design the UDE filter accord-
ingly in order to reject the disturbance under a limited
bandwidth of the control signal and guarantee the desired
stability margins. In this paper, a periodical disturbance
d(t) that appears in the n harmonics of the rated frequency
ω is considered , i.e.
d(t) =
n∑
i=1
di sin(iωt+ θi). (16)
In order to reject this disturbance, the proposed filter
Hf (s) is designed as a chain of Butterworth band stop
filters of the form
Ni(s) =
s2 + ωH · ωL
s2 + (ωH − ωL)s+ ωH · ωL , (17)
where ωH and ωL are the high and low limit of the stop
band, respectively. The filter Hf (s) is then calculated as
the product of (17) as follows
Hf (s) =
n∏
i=1
Ni(s). (18)
In order to guarantee the input bandwidth requirement,
as a rule of thumb, the frequency ωH of the n − th band
stop filter should be less than ωmax. Then, the resulted
UDE filter is obtained from Hf (s) as
G(s) = 1−Hf (s) (19)
The resulted filter Hf (s) is illustrated in Fig. 3 for the
first seven harmonics, which are considered to be inside
the bandwidth of the control signal. The resulting Bode
diagram of the Frequency Selective Filter (FSF) G(s) is
shown in Fig. 4. It is observed that the filter reaches a unity
gain and zero phase at the desired frequencies. This results
in Hd(s) → 0 at the disturbance signal harmonics which
leads to a clear rejection of the periodical disturbance.
Hk
Hf
Hd
Figure 3. Sketch of the frequency selective filter design
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Figure 4. Frequency selective filter G(s)
4. DESIGN EXAMPLE
4.1 Power inverter output voltage regulator
Consider an AC inverter leg followed by an LC filter as
shown in Fig. 5, where uo is the inverter voltage that
represents the control input, iL is the inductor current,
vo is the output voltage and io is the load current. The
parasitic resistances of the capacitor and the inductor are
neglected for brevity. The inverter is connected to a load
and the main task is for the inverter output voltage vo to
track the reference signal
r(t) = VM sin(ω0t), (20)
independently from the load disturbances, i.e. to reject
linear and nonlinear periodical loads. This represents a
common scenario in inverter applications where the load
voltage should be equal to r(t) by rejecting additional
harmonic components that occur from the load dynamics.
Using Kirchoffs laws, the inverter model dynamics are
given as
Table 1: Inverter parameters
Parameter Value Units
C 10 µF
ωmax 2π · 2000 rad/s
ω0 2π · 50 rad/s
Figure 5. Schematic of a single-phase inverter with an
output filter
L
diL
dt
= uo(t)− vo(t) (21)
C
dvo
dt
= iL(t)− io(t).
To comply with (8) and apply the UDE for the output
voltage regulation, a cascaded control loop design is ad-
opted. Hence, the dynamics (21) can be investigated only
using the second equation
dvo
dt
=
1
C
iL(t)− 1
C
io(t), (22)
where iL(t) is the output of a closed loop inductor current
regulator which serves as the actuator for the voltage
dynamics (22) and C−1io(t) is the load current disturbance
(see Fig. 6). Because of the PWM and digital control delay,
the maximum allowed bandwidth of the current regulator
reference i∗L(t) is limited by a defined ωmax. In many cases
the closed loop current regulator can be approximated as
first order LPF of the form
TI(s) =
ωmax
s+ ωmax
. (23)
Following (22) it yields that
A = 0, B = C−1
and x ≡ vo. Given the reference signal r(t) from (20), the
Figure 6. Equivalent circuit of output voltage dynamics
reference model dynamics are designed according to (2) as
x˙m(t) = −ωRxm(t) + ωRr(t), (24)
where ωR is the bandwidth of the reference model and as
a rule of thumb is chosen to be ωR > 10ω0 to ensure low
tracking error. Note that (Ren et al., 2017) has recently
proposed a design of the reference model for AC signal,
to overcome the gap between the reference model output
to the reference signal. The UDE control law is obtained
from (12) as
I∗L(s) =
C
1−G (ωR(X(s)−R(s))− sGX(s)). (25)
Combining (15), (23), (25) and the Laplace transformation
of (22), the loop gain results in
LV (s) =
ωR + sG(s)
s(1−G(s))TI(s). (26)
4.2 UDE filter design
The UDE filter is designed based on two requirements:
i) meet the minimum stability margins and ii) reject the
disturbances in the output within the relevant spectrum.
In order to ensure stability, the UDE filter is designed for
a minimum Phase Margin (PM) of 45o and a minimum
6dB Gain Margin. Note from (22) that the disturbance is
amplified by C−1 which is the inverse of the output capa-
citor size. In the presented inverter case, given the value
of the capacitor, the disturbance is amplified by 100dB.
To verify the efficiency of the proposed FSF method,
three different cases for the UDE filter are investigated:
a) setting G(s) = 0, b) using a low-pass filter and c) using
the proposed FSF.
Case 1: G(s) = 0
When the UDE filter is chosen to be G(s) = 0, the
corresponding loop gain results from (23) and (26) in
LV (s) =
ωR
s
· ωmax
s+ ωmax
. (27)
In this case the bandwidth of the reference model is
maximized to the allowable stability margins and is set to
ωR = 2π · 2800 rad/s. The left column of Fig. 7(a) shows
the loop gain with the required stability margin and Fig.
7(b) shows the Bode diagram of the transfer function of
the disturbance to the output voltage.
Case 2: Using a low-pass filter
In this case, the bandwidth of the reference model ωR is set
to be 2π · 500 rad/s in order to ensure suitable tracking.
In order to demonstrate the trade-off between the filter
design, two low pass filters with a different order (order-
1 and order-2) are tested. The considered low pass filters
are shown in Table 2. The middle column of Fig. 7(a)
shows the loop gain of the cascaded system for the first
and second-order filter. It is clear that by increasing the
filter order, the cut-off frequency reduces and also the
low-frequency disturbance rejection is improved. On the
other hand, the use of a high order filter deteriorates the
medium frequency disturbance rejection, as reflected from
the middle column of Fig. 7(b).
Table 2: Tested Low Pass Filters
Order: G(s) ωf
1
ωf
s+ωf
2π · 850
2
2√
2
ωf +ω
2
f
s2+ 2√
2
ωf +ω
2
f
2π · 350
Case 3: Using the proposed FSF
As in the case for the low-pass filter, the bandwidth for
the reference model is chosen to be 2π · 500 rad/s. The
design of the FSF filter begins by calculating the desired
Hf (s) as in Section 3. In the case of the inverter, in
order to reduce the disturbance around the harmonics, the
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Figure 7. Bode Diagrams with G(s) = 0 (left column), 1st and 2nd order low-pass filters (middle column) and the
proposed FSF (right column): (a) Loop-Gain and (b) Disturbance to output.
filter Hf (s) has been calculated as a stop band around
50Hz and its odd harmonics up to the 11-th. The right
column of Fig. 7(b) shows the disturbance to output bode
where is is clearly shown the signal attenuation around
the selected frequencies and Fig 7(a) reveals the loop gain
Bode diagram of the cascaded system.
4.3 Simulation results
Simulation was carried out using the system presented in
Section 4.1 connected to a nonlinear load, which consists of
a diode rectifier connected to an RC load with RL = 50Ω
and CL = 570µF . The reference voltage signal contains a
single harmonic of 50Hz with amplitude of 155V having
the form of (20). Fig. 8 shows the simulation results
for the various filter designs. The left column of Fig.
8 shows the load current which is propotional to the
system disturbance input (d(t) = C−1io(t)). The middle
column of Fig 8 shows the the error signal between the
reference model output and the output voltage. The right
column of Fig. 8 shows the spectrum of the output voltage
where the harmonics are represented as a percentage of
the fundamental component. It is observed that with the
proposed FSF, all the harmonics of the output voltage
up to the 11-th are completely attenuated opposed to
the traditional low-pass filter design, thus significantly
improving the total harmonic distortion of the output. In
addtion the error signal e(t) is significantly reduced thus
without increasing the UDE filter bandwidth.
5. CONCLUSION
In this paper a new filter design for UDE controllers is
revealed. It is shown that in a case where the actuator
bandwidth is limited and the disturbance is expected to
contain harmonics, it is better to design the UDE filter
to match the unity value around the expected spectral
content. The approach is investigated and compared to
the traditional low pass filter design. Simulation results
are provided to validate the theory.
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